intrinsic body region. As a result, a new reverse virtual p-n junction arises (p-i-n→p-n-p-n) and two distinct logic levels can be obtained ( Fig. 1 ): 1) a high electron concentration below the top gate reduces the anode-gated region energy barrier (avoiding the deep depletion regime as in a MOS capacitor [11] ), the inner section behaves again as intrinsic and the device presents the diode p-i-n current (I 1 ≡ "1"-state); 2) a limited electron concentration in contrast reinforces the reverse mid n-p junction barrier blocking the current flow (I 0 ≡ "0"-state). By adjusting the inner body carrier population, transitory shifts in the triggering anode voltage, V ON , can be achieved enabling the memory operation [12] .
The Z 2 -FET variability is reported to increase for narrow and short devices [13] . In this work, we focus on the influence of the cell body geometry (width and cross section) and silicon/passivation layer interface trap density on this variability. The origin might be the lateral shallow trench isolation (STI). As a result of etching and polishing fabrication steps, STI may be responsible for simultaneously inducing defects at the interfaces and non-completely vertical sidewalls. The traps presence is especially hard to mitigate since the crystal orientation is not perfectly controlled in volume production. Furthermore, the STI process induces mechanical stress at the edges due to trench fabrication or thermal processes increasing the number of traps through lattice distortion and/or dislocation formation [14] , [15] .
II. STRUCTURE DETAILS AND SIMULATION SETUP
The simulated Z 2 -FET structure mimics a double-gate p-i-n diode manufactured on 28-nm fully depleted (FD) SOI (FD-SOI) technology [16] at STMicroelectronics. A suffi-0018-9383 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. ciently long diode, with L 400 nm (with gated region of L G = 200 nm), is initially selected to limit short-channel effects (SCEs) from affecting the electrostatics [17] . The body thickness is t Si 7 nm under the gate-stack while along the ungated region it increases up to t Si + t Epi Fig. 2(a) . Concerning the simulation, Poisson's, charge continuity, and density gradient (to implement the spatial quantization in the ultra-thin Si film) equations were considered for electrons and holes. Included models and parameters are room temperature (300 K), Shockley-Read-Hall (SRH) recombination/generation, surface recombination, band-to-band tunneling (BtBT), and several mobility models (doping dependence, high field velocity saturation, a transverse electric field with remote-Coulomb scattering, and thin-layer) [18] . Additional details regarding the Z 2 -FET architecture and simulation features can be found in [12] .
Typical DC I A (V A ) switching characteristics were experimentally characterized by significantly wide devices. DC results were used to fit a 2-D simulation deck [12] , [17] from which the final 3-D structure was built. Fig. 1 illustrates, on the one hand, the characteristic Z 2 -FET sharp current onset at V A = V ON and, on the other hand, the curve fitting with the experimental results demonstrating an excellent agreement. The carrier lifetime (τ n = 2.5 · 10 −8 s and τ p = 10 −8 s) and access resistance (R SD = 400 /μm) were fixed to fit the DC characteristics. Note that fixing the carrier lifetime prevents its potential impact on the device variability.
Different cross-section body configurations were accounted in the 3-D deck. They reflect the lateral Si 3 N 4 isolation process impact on the architecture that induces non-perfectly vertical sidewalls. The top and bottom bases are always parallel while the two lateral sidewalls have the same length (isosceles trapezoids). Since the body thicknesses are fixed, each trapezoid is fully defined by α, a shape factor representing the angle between the top base and the sidewalls [ Fig. 2(c) ]. Positive angles (α > 0 • ) yield wider bodies at the bottom, whereas negatives (α < 0 • ) provide narrower bottom bases.
Similarly, the impact of the interface density of states (D it ), in-between the passivation Si 3 N 4 layer and the silicon-body, is analyzed for different trap nature and distributions. Both acceptor (they have the charge of one electron when fully occupied) and donor (positively charged when occupied) traps are accounted. All trap distributions are randomly generated (the pseudorandom number generator uses known seeds so that results can be reproduced if required) and correspond to Gaussian-like profiles with variable average concentration per unit area. 
III. Z 2 -FET CROSS SECTION GEOMETRY IMPACT
This section is devoted to analyze the effect when shrinking down the Z 2 -FET width for several silicon-body geometries (no side or top Si 3 N 4 /Si interface D it are included). The potential is gradually reduced by these width-channel effects that enlarge the cathode-body barrier. In analogy with SCE, width-channel effects are those mechanisms degrading the top and bottom gates electrostatic control as the width is reduced. This degradation is more accentuated in the ungated region due to the worse electrostatic control induced by the thicker Si-film and insulator (BOX layer with respect to the FG-stack). Indeed, if the width-channel effects were visible in the gated region (ϕ G reduction), the V ON (W ) trend would have been the opposite since the anode-body barrier is the main responsible for driving the carrier injection and device triggering [12] . Width-channel effects are much less evident and dramatic than SCE [17] but still measurable: for ON-voltage variation from W = 500 nm to W = 100 nm, V ON is only 20 mV [see inset in Fig. 3(a) ] even when the corresponding shift in the electrostatic cathode-body barrier height is much larger. The energy barrier evolution demonstrating the device triggering, thanks to the energy barrier collapse, can be analyzed in Fig. 3 (c) (extracted for W = 100 nm in Fig. 3 (a) . Finally, Fig. 3(d) depicts the negligible impact the BG terminal (located underneath the doped substrate) work function has on the SOI film electrostatic compared to the ground-plane doping.
A. Current Onset and Electrostatic Control
The impact of the trapezoidal body shape is depicted in Fig. 4 . The ON-voltage is represented as a function of α for several widths [ Fig. 4(a)] . The corresponding ϕ G and ϕ I n are also plotted in Fig. 4(b) and (c), respectively. Due to the ultrathin Si film and large width, the body geometry (through the parameter α) does not deeply affect the gated region potential and it remains essentially fixed (1 mV range) for any width. Nevertheless, it is expected that narrower devices will experience a larger α impact. The effect along the ungated region is more evident but the impact on this region is much less important on the Z 2 -FET triggering. In conclusion, for relatively wide devices, the potential slightly depends on the width and is almost constant with the sidewalls tilt, proving its limited influence on the Z 2 -FET characteristics.
B. Memory Operation
The memory operation is verified by applying a bias pattern consisting of a W 0 -R-W 1 -R sequence [ Fig. 5(a) ]. The current readout, shown in Fig. 5(b) , validates the memory behavior without any width-induced perturbation: I 1 (read, R, current after programming "1"-state, W 1 ) is much higher than I 0 (read current after writing "0"-state, W 0 ). Note that the biasing conditions have not been extensively optimized in this work.
IV. INTERFACE STATES DISTRIBUTIONS INFLUENCE
This section accounts for different trap densities located at the passivation/silicon interface (Fig. 6 ) affecting the Z 2 -FET operation. An initial overview of the influence of DC variability (ON-voltage) is first studied. Later, the impact of the location of the traps is investigated for narrow and short devices (those more severely impacted), and finally, worse trap profiles are selected to analyze their influence on DRAM operation. Different trap nature (acceptor and donor) as well as concentrations (D it = 10 11 , 5 × 10 11 and 10 12 cm −2 /eV) are investigated. Randomly generated trap profiles, following Gaussian-like spatial distributions, are initially contemplated. The trap energy profile is centered at the intrinsic level, E i [see the inset of Fig. 7(b) ]. It represents a pessimistic memory scenario since it improves the SRH generation/recombination mechanism [19] . Other trap energy distributions (centered at E i ± 0.28 eV for acceptor/donor, respectively [20] ) were simulated with no significant difference in the V ON statistics (not shown). It is worth remarking that, since trap spatial distributions are not truly random, these simulations only serve to evaluate pessimistic profiles and analyze their impact on the memory operation afterward. Finally, no serious impact is expected if the passivation silicon nitride (Si 3 N 4 ), surrounding the Z 2 -FET, is changed to other material as SiO 2 . Depending on the new material permittivity, the impact will be marginally diluted or strengthened. Fig. 7 (a) and (b) shows the anode current curves for different trap concentrations and nature. As the trap density increases, the ON-voltage grows either for donor or acceptor concentrations, reflecting a weakening of the carrier injection (barriers are enhanced). It can be observed that even with identical D it concentration, a different spatial trap distribution in the device yield significant V ON variations. The mean and standard deviation for fixed D it densities are plotted in Fig. 7 (c) and (d) and summarized in Table I . The statistical error from simulations is taken as the standard deviation (σ ) from the mean (μ). Since the dispersion is reduced, the number of repetitions for different D it random profiles is limited to six iterations unless specified otherwise.
The standard deviation is drastically reduced when moving to broad Z 2 -FETs. Wider devices are less sensitive to trap distribution randomness as if the influence were diluted with the surface. For instance, the W = 1 μm width Z 2 -FET systematically presents σ ≤ 5 mV (not shown). Nevertheless, the D it concentration still affects wide devices. Although the maximum and minimum ON-voltage is the same at W = 0.5 μm, regardless of the trap type, the ON-voltage distribution is not identical. Note as well that increasing the interface defects density reduces the dispersion since the surface becomes more homogeneous (as observed in Fig. 6 ). The variability increase motivates a detailed study exclusively focused on narrow Z 2 -FETs, which are as well the most interesting from the scaling and integration point of view. The discrimination of each trap-profile location impact on the performance is now analyzed splitting the traps into three distinct positions according to Figs. 2 and 6. Results are illustrated in Fig. 8 and detailed in Table II . As occurred with wider devices, increasing the interface state density typically yields larger V ON shifts but lower variability. The reduced randomness found at the gated sidewall region for low D it can be explained by the small surface and limited concentration of traps (overall insignificant trap density) together with the enhanced top-gate induced electrostatic control. Interestingly, in contrast to traps at the ungated region, donor-gated sidewall traps impact on the V ON is barely Following with the observed trend, a larger variability is expected for even narrower cells (W < 100 nm).
Gate Length Influence:
The D it impact when shortening the gate or the intrinsic lengths is summarized in Table III. The typical ON-voltage dependence with the length is observed: shorter Z 2 -FETs reduce the triggering point due to the SCEs [12] . It is worth noting that if L In is too short the energy barriers are weak, the ON-voltage drops and the device loses the sharp switching and memory operation [17] . However, since the triggering voltage increases with the D it [ Fig. 7(a) and (b) ], V ON can be recovered. This is interesting since it enables a more aggressive cell downscaling with reduced randomness. As with the width, the device-to-device variability increases when reducing the length, especially for low D it as the impact cannot be averaged along the whole surface. If the D it is large, the V ON distribution follows the same trend as for longer devices and it gets much narrower.
V. IMPACT ON 1T-DRAM MEMORY PERFORMANCE
The extreme trap distribution profiles (for W = 100 nm and L G = L In = 200 nm) are now used to analyze the impact on the memory performance; distributions with the lowest and highest V ON are selected. They correspond to a donor D it = 10 12 cm −2 /eV at all interfaces (V ON = 1.265 V in Fig. 7(c) ) and a low-donor D it = 10 11 cm −2 /eV concentration at the gated sidewall (V ON = 1.030 V in Fig. 8(a) ). The ON-voltage shift is V ON = 0.235 V, which explains the high variability observed in experimental samples [13] . Two sets of parameters are investigated, the current levels (I 1 and I 0 ) and the normalized (to the non-D it scenario) retention time.
A. Current Levels and Ratio No success has been observed when using the BG bias, from −5 to +5 V, to try to mitigate the degradation and recover the memory operation (not shown).
B. Retention Time
The retention time, t ret , is obtained by gradually increasing the holding time (H t ) after programming in the H-W 1/0 -H t -R sequence. Fig. 10(a) schematically illustrates the extraction process. Fig. 10(b) shows the normalized retention as a function of the trap density concentration (donor top + sidewalls) for several surface recombination velocities (inversely proportional to the carrier lifetime) [18] . Larger trap densities notably degrade the retention time by over 50%. This retention degradation with interface states has been also observed experimentally [21] . More important is that the interface states are strongly related, via the trap capture cross section (σ ) dependence with the trap energy [22] , with the wide retention time variability observed in capacitor-less cells [23] , [24] . Since the retention time in long Z 2 -FETs is driven by the SRH generation at the anode-body junction [4] , reducing the surface recombination velocity negatively impacts this figure of merit. On the other hand, faster recombination rates slightly enhance retention time. Finally, by increasing the temperature the typical 1 order of magnitude retention drop already observed in other 1T-DRAM cells [24] is obtained due to the enhanced generation/recombination processes.
VI. CONCLUSION
The width or the body cross section does not severely affect the Z 2 -FET static and transient behavior down to W = 100 nm (minimum targeted width), thanks to the ultrathin SOI film benefits. However, the presence of interface defects, especially at the top ungated region, actively degrades the 1T-DRAM operation enhancing the variability and explaining the ON-voltage randomness from experiments. Wide Z 2 -FETs are sensitive to the trap density while the trap distribution influence is diluted. On the other hand, narrow and short devices are affected by both the trap location profile and its concentration. Even when neglecting other variability sources, D it might still induce DRAM operation failure. Nevertheless, high D it densities could be deliberately sought to recover the sharp switching in short Z 2 -FETs at the expense of larger operating voltages and reduced retention times.
